IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s):

Akhil K. Garlapati et al.

Title:

VOLTAGE REFERENCE GENERATOR CIRCUIT USING LOW-BETA

EFFECT OF A CMOS BIPOLAR TRANSISTOR

Application No.: 10/813,837

Filed:

March 31, 2004

Examiner:

Rajnikant B. Patel

Group Art Unit: 2838

Atty. Docket No.: 026-0044

Conf. No.:

6047

September 20, 2006

Mail Stop Amendment COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, VA 22313-1450

SUMMARY OF APPLICANT-INITIATED INTERVIEW

Applicants appreciate the interview granted between Examiner Easthom and the undersigned on September 20, 2006, during which the finality of the Office action mailed July 17, 2006 was discussed. Examiner Easthom agreed that the finality of the rejection was improper and that the finality of the rejection will be withdrawn.

CERTIFICATE OF MAILING OR TRANSMISSION	
I hereby certify that, on the date shown below, this correspondence is being	
□ deposited with the US Postal Service with sufficient postage as first class mail and addressed as shown above. □ facsimile transmitted to the US Patent and Trademark Office.	
Nicole Teitler Cave	Date
EXPRESS MAIL LABEL:	

Respectfully submitted,

Nicole Teitler Cave, Reg. No. 54,021

Attorney for Applicant(s) (512) 338-6315 (direct)

(512) 338-6300 (main)

(512) 338-6301 (fax)